

### MAPLD

#### Accelerating FPGA Designs and Design Work: Implementing Faster Designs Faster

Bryan Penner Xilinx FAE – Arizona and New Mexico



### Agenda

- Understanding the Virtex5 FPGA Architecture
- A look at how coding affects performance
- Software tools that can help increase performance and reduce design time



### Agenda

- Understanding the Virtex5 FPGA Architecture
- A look at how coding affects performance
- Software tools that can help increase performance and reduce design time



# **The Virtex-5 Family**

- Family contains 4 platforms
  - LX
    - High-performance logic
  - LXT
    - High-performance logic with
       lowest power serial connectivity
  - SXT
    - Extensive signal processing with lowest power serial connectivity
  - FXT
    - Embedded-oriented with highest performance microprocessor and serial connectivity





#### **Continuing the Drive for Innovation**



#### Virtex-5 Slice with 6-Input LUTs

- 6-Input LUT with six independent inputs
  - Four 6-input LUTs per slice
  - Two outputs per LUT
- Fast Carry Chain
  - addition
  - subtraction
- High Performance Flip Flops
  - Synchronous or asynchronous active high reset, set and clock enable
- 6-Input LUT configured as
  - Any 6-input logic function
  - 64 bit Distributed RAM
  - 32 bit Shift Register
- More efficient interconnect





#### Virtex-5 DSP48E For Efficient DSP



\* 96-bit output using MACC extension mode (uses 2 DSP48E slices)



### Virtex-5 Clock Management Tile

- Up to 6 CMTs per device
  - Each with 2 DCMs and 1 PLL
  - No external PWR/GND pins
- DCM
  - Operate from 19 MHz 550 MHz
  - Remove clock insertion delay
    - "Zero delay clock buffer"
  - Dynamically phase shift clocks in increments of period/256 or with direct delay line control
- PLL
  - Operate from 19 MHz 550 MHz
  - Reduces internal clock jitter
  - Supports higher jitter on reference clock inputs
  - Remove clock insertion delay
    - "Zero delay clock buffer"
  - Synthesize  $F_{out} = F_{in} * M/(D*O)$





### Agenda

- Understanding the Virtex5 FPGA Architecture
- A look at how coding affects performance
- Software tools that can help increase performance and reduce design time



### Intro

- There is not a single way to create a design
  - Different coding styles, synthesis / implementation tool options will lead to different results
    - And no one formula will work best in all cases
- There are however guidelines that can generally lead to improved *performance*, *area* and *power* 
  - I am not telling you how to code your design
    - I am trying to relay the ramifications and drawbacks of some typical coding decisions





## **Flip-Flops**

Local set (Q=1) can be <u>asynchronous</u> or <u>synchronous</u>.



Local reset (Q=0) can be <u>asynchronous</u> or <u>synchronous</u>.

The D-input naturally connects to the output of the LUT and leads to best density and highest performance.





# **Control Priority**

• Control inputs to the flip-flops have a predictable priority



- Write HDL code which is sympathetic to the control priorities
- Do not mix synchronous and asynchronous controls as these are not be supported



### **Flip-Flop Controls**

- Eight bit data register with reset (global reset?)
- Reset forces output to "00000000".
- Synchronously set to "11111111"
- Input value captured when enable is high

```
signal reg_data: std_logic_vector(7 downto 0);
byte_register: process (clk, reset_in)
begin
    if reset_in ='1' then
        reg_data <= "00000000";
    elsif clk'event and clk='1' then
        if set_in ='1' then
            reg_data <= "11111111";
        elsif enable_in='1' then
            reg_data <= data_in;
        end if;
    end if;
end process;
```

• Code looks reasonable. Might assume it will require 8 FFs to implement







### **Flip-Flop Controls**

#### Improvement : Make the reset a synchronous control.

VHDL







# Synchronous Resets

- Use of the DSP48E only possible if synchronous resets are used
- Asynchronous resets will result in a significantly slower Fmax and under utilization of this valuable resource
- BlockRAMs get minimum clock-to-out by using the output registers
  - Output registers only have synchronous resets
- Unused BlockRAMs can be used for alternative purposes
  - ROMs, Large Look Up Tables, Complex logic, State-Machines, Large Shift Registers, Dynamic Updating Logic
  - Cannot be used if design uses asynchronous resets



Each DSP48E has ~250 registers, all with synchronous reset





#### How to Change to Synchronous Resets

- It is suggested that all new code should use synchronous resets when a reset is necessary
- For existing code, you have 3 choices
  - Leave alone
    - Acknowledge the possible drawbacks of asynchronous resets
  - Use synthesis switch





Not the same as changing to synchronous reset but can help

- Manually change the asynchronous reset to a synchronous



# What's Better than Synchronous Resets?





Implementing Faster FPGA Designs Faster

#### Why No Resets at All? More Free Logic Even Fewer Control Signals



- Using synchronous resets frees up additional logic
  - Potentially, a "free" AND and/or OR gate can be realized for every FF in the design
- Greater register packing within Slices may be realized
  - Greater flexibility for registers packing with fewer control signals



#### Why No Resets at All? No reset on LUTRAM



- Coding a reset when describing a RAM or shift register will prevent the use of LUTRAM
- The DistRAM is synchronously written, but asynchronously read.
- Follow the RAM with the dedicated FF to make a synchronous read and improve performance.

- The dedicated FF has a faster clock to out time than the SRL16E LUT.
- Synthesis should place the last register in shift chain in the FF.
- The initial contents of the LUTRAM can be specified or zero will be the default value.



#### Why No Resets at All? Routing Congestion



- Routing can be considered one of the more valuable resources
- Resets compete for the same resources as the rest of the active signals of the design
  - Including the critical paths
- Designs without resets have fewer timing paths
  - By an average of 18% fewer timing paths
- Results in less runtime





#### FPGAs Enable Massively Parallel DSP

#### **Example 256 TAP Filter Implementation**





#### Parallel Adder Tree Implementation Consumes FPGA resources



**XILINX**°

**Reduce Performance** 

#### Parallel Implementation Consumes Zero Logic Resources







- 32 TAP filter implementation using 32 XtremeDSP Slices
- Guaranteed 550 MHz operation
- HDL coding examples in <u>Virtex-5 FPGA XtremeDSP</u> <u>Design Considerations User Guide</u>

Parallel Adder Cascade Implementation in DSP48 Column



### Pipelining

- Pipelining cannot be an afterthought
  - Adding pipeline registers "later" is not easy
  - Number and placement of registers need to be considered during initial coding
- Too little pipelining will result in under-performing designs
- Maximum performance seen when...
  - There are 6 inputs to a logic function
    - This is different than previous architectures due to the 6-LUT
  - Extra caution is taken around Multipliers and RAMs



#### Where to find more information

- WP231 HDL Coding Practices to Accelerate Design Performance
- WP272 Get Smart About Reset: Think Local Not Global
- WP271 Saving Costs with the SRL16E
- WP333 FIFOs in Virtex-5 FPGAs
- WP284 Advantages of Virtex-5 FPGA 6-Input LUT Architecture
- WP275 Get your Priorities Right Make Your Design up to 50% Smaller
- WP248 Retargeting Guidelines for Virtex-5 FPGAs
- WP245 Achieving Higher System Performance with the Virtex-5 Family of FPGAs
- <u>Synthesis and Simulation Design Guide in Software Manual.</u>
- Coding Examples in the Language Template





### Agenda

- Understanding the Virtex5 FPGA Architecture
- A look at how coding affects performance
- Software tools that can help increase performance and reduce design time



# **Timing Constraints**

- All designs should have timing constraints for IO, clocks and multi-cycle paths
- Implementation tools are timing driven
  - Without timing constraints implementation only concern is runtime
- Synthesis tools are also timing driven
  - Synthesis will make logic decisions based on timing constraints
- See the <u>Constraints Guide</u> in Software Manual
- Language Template in Project Navigator has constraint examples





### **Strategy-Based Implementation**

- Software switches can impact <u>performance</u>, <u>area</u> and <u>power</u>
- Automatically identifies optimal implementation algorithm based on design goals
  - Balanced: (Default) Delivers balance of performance and runtime
  - **Timing Performance**: Delivers optimal performance
  - Minimum Runtime: Focuses on minimizing runtime
  - Area Reduction: Slice Reduction with minimal impact to performance
  - Power Optimization: Minimizes dynamic power with minimal impact to performance

#### Set the Goal instead of multiple implementation settings

🚾 Design G	oals & Strategies 🛛 🔀	
Last applied :	strategy: Design Goal: Timing Performance Strategy: Performance with IOB Packing	
Design goal:	Timing Performance	
Strategy:	Performance with IOB Packing	
"This timing packing regi closure, you timing with th	performance strategy will try to achieve timing closure while sters into the IOBs if possible. Use this strategy if in timing r design has tight I/O timing requirements. If you don't meet his strategy, consider trying SmartXplorer. ''	
	View Edit Unlock	
ОК	Close Apply Help	



### SmartCompile Technology

#### • SmartPreview

- Provides visibility into implementation
- Create bitstream for lab debug
- Preserve latest results as snapshot and continue processing

#### • SmartGuide

- Timing preservation in the midst of changes
- Average 2x to 4x faster re-implementation runtimes for small design changes

#### Partitions

- Implementation preservation in the midst of changes
- Allows flexibility to preserve routing, placement, synthesis





### PlanAhead: Floorplanning & More

#### Increase performance through hierarchical floorplanning

- Floorplan prior to physical implementation
- Guide place and route toward better results
- Easily view utilization of hierarchy
- Create Area Constraints quickly
- Analyze Multiple Results from ISE
  - Highlight failing timing paths from post-route timing analysis
- Analyze timing early through TimeAhead
  - Quickly identify, select and constrain critical path logic
- ExploreAhead
  - Run multiple implementations with different implementation switches.
- Simplify managing complex interface between FPGA and PCB with PinAhead
  - Facilitates early and intelligent pinout definition
  - Performs WASSO & Design Rule Checks early in design cycle
  - HDL & CSV Import Export

#### www.xilinx.com/planahead





#### **System Generator and AccelDSP**



www.xilinx.com/dsp



#### **Intellectual Property Cores**

#### **SystemIO**

Parallel	Serial
PCI	10 &1 GE MACs
PCI-X	Ethernet PHYs
SPI-4	XAUI
SPI-3	PCI Express
XGMII	Aurora
Many more	Many more

#### **DSP & Math**

Advanced				
Reed-Solomon				
Turbo Codecs				
Virterbi				
Video				
Wireless				
Many More				

Math **Multipliers** MAC Divider **Filters** CORDIC Many more **Optimized for Performance or Area** 



http://www.xilinx.com/ipcenter

http://www.xilinx.com/memory

#### **General Purpose**

**CORE** Generator

**Building Blocks Memory Generators IOB** Configurations Arithmetic and Shifters Registers **Buffers** Many More ...

#### Processor

Peripherals Infrastructure Interrupt ControllerCoreConnect Bus UARTS Arbiter Timer Bridge **GPIO** Memory controllers SPI Soft processors Many more ... Software IP Many more.



# **Signal Probing with FPGA Editor**

- FPGA Editor shows design layout on device
- Probe internally in design • without rerunning implementation
- Find internal signal and route to spare pin
  - Automatically
  - Manually
- Delay from probe point to selected pin automatically reported
- Good for probing a handful of signals



Probe Found compatible IO standard "LVTTL" at site "A1". Building the delay mediator... Routed net to A1, pin delay = 1.106ns Probe of net "CE\_REG1" routed to A1 with delay 1.106ns





#### **Chipscope Pro Logic Analyzer**



- Access ChipScope cores via JTAG or user-defined Trace port
- Configure FPGA, define trigger conditions, and view data
- Chipscope uses unused BRAM in the design to store data
- Not getting enough data? Use Agilent scope with FPGA Dynamic Probe



# **ChipScope Pro Serial IO Toolkit**

- ChipScope Pro IBERT core embedded within the design to provide on-chip access
- Real-time control of each GTP
  - GTP status and control
  - BERT status and control
  - Adjust clock settings and line rate
  - Control TX and RX settings
- Edit MGT attributes or DRP directly
  - Dump DRP attributes to screen
  - Dump DRP attributes to UCF file to include in end design

Project: dspdemo					
JTAG Chain	IBERT Console- DEV:1 MyDevice 1 (XC4VFX60) UNIT:0 MyIBERT0 (IBERT)				
DEV:0 MyDevice0 (System_AC DEV:1 MyDevice1 (XC4VFX60)	a MCT Sottimus	MGT105B	MGT1U5A	MGT1U3B	MGT1U3A
	MOT Allos	MOT105D	MCT1050	MCT102D	MCT1028
	MOT Logotion	CT11 X0V2	OT11 YOV2	0T11 V0V4	OT11 VOV5
	MGT Link Status	LINK OK	LINKOK	LINK OK	
	TV Lock	Locked	Lockod	Lacked	Lockod
	- PV Lock	Locked	Locked	Locked	Locked
	MGT Loophack Mode	Rarial	Rorial	Porial	Rorial
	MOT Choppack mode	Bacat	Pacat	Boost	Boost
	Edit DRP	Edit	Edit	Edit	Edit
	Dump DRP	Dump DRP	Dump DRP	Dump DRP	Dump DRP
	- Export LICE	Export	Export	Export	Export
	- Edit Clock Settings	Edit	Edit	Edit	Edit
	Eabric Width	16 bits	16 hits	16 bits	16 bits
	BERT Settings				
	- RX Bit Error Ratio	7.626E-004	7.630E-004	7.629E-004	7.642E-004
	- RX Line Rate	2.500 Gbps	2.500 Gbps	2.500 Gbps	2.500 Gbps
	- RX Received Words	1.833E010	1.833E010	1.833E010	1.833E010
	- RX Total Bit Errors	1.397E007	1.398E007	1.398E007	1.400E007
	- BERT Reset	Reset	Reset	Reset	Reset
	• TX Settings				
	- TX User Clock Source	MGT105B TX Clock	MGT105A TX Clock	MGT103B TX Clock	MGT103A TX CId
	- TX PMA Clock Select	MGTCLK105 -	MGTCLK105 -	MGTCLK105 -	MGTCLK105
	- TX Data Pattern	1/2X Clock	1/2X Clock	1/2X Clock 💌	1/2X Clock
	- TX Encoding	None	None 💌	None 💌	None
	- Invert TX Polarity				
	Inject TX Error	Inject	Inject	Inject	Inject
	• RX Settings				
	- RX User Clock Source	RXRECCLK	RXRECCLK	RXRECCLK	RXRECCLK
	- RX PMA Clock Select	MGTCLK105	MGTCLK105	MGTCLK105	MGTCLK105
	- RX Data Pattern	1/2X Clock 💌	1/2X Clock	1/2X Clock 💌	1/2X Clock
	- RX Decoding	None	None	None	None
	Invert RX Polarity				
สรักษณะยน นานยา กาย พบะเทส คนมา	IC LICENSE VEISION 1.1				



### Summary

- Many different software tools and settings that can help increase the performance and reduce area and power.
- Hard and soft cores that can be leveraged.
- The number one way to increase performance and reduce area and power is to understand the basic features of the target architecture down to the FF and LUT.
- Best way to understand the target architecture is to..... READ, READ, READ and then READ some more!!!



#### Appendix



Implementing Faster FPGA Designs Faster

### Where to find more information

- Xilinx Support Home Page
  - <u>mysupport.xilinx.com</u>
- Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
  - <u>http://www.xilinx.com/support/documentation/data\_sheets/ds202.pdf</u>
- Virtex-5 FGPA User Guide
  - <u>http://www.xilinx.com/support/documentation/user\_guides/ug190.pdf</u>
- Virtex-5 FPGA XtremeDSP Design Considerations User Guide
  - <u>http://www.xilinx.com/support/documentation/user\_guides/ug193.pdf</u>
- Virtex-5 FPGA XtremeDSP Design Considerations User Guide
  - <u>http://www.xilinx.com/support/documentation/user\_guides/ug198.pdf</u>



#### **New Video Demos**

#### Streaming videos are available at http://www.xilinx.com/design.

- Improving Design Performance with PlanAhead
- Optimizing Implementation Results using ExploreAhead
- Improving the FGPA on PCB Integration with PinAhead
- Partial Reconfiguration Design using PlanAhead
- Get the Most Out of Your Design Using XST Synthesis Strategies
- Reduce FPGA Verification Time Using New Simulation Features
- Improve Productivity Using Multiple Constraint Files
- Simplify Entry and Analysis of I/O Timing Constraints
- Improve Time-to-Market Using Partitions and SmartGuide
- Improve DSP and Embedded Design Productivity
- Optimize FPGA Performance Using Goals, Strategies, and SmartXplorer
- Improve Productivity Using the EDA Standard Tool Command Language (Tcl)
- Fine-Tune FPGA Power Budgets Using New Power Analysis and Optimization
- Video demo for XPE: <u>http://www.demosondemand.com/clients/xilinx/001/page/index\_destools.asp</u>
- Improve Configuration Ease of Use with Project Navigator and iMPACT

